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(57) ABSTRACT 
Generally, the present invention can be viewed as providing 
a method for manufacturing a multilayer wiring substrate. 
Briefly described, the method can be broadly conceptualized 
by the following steps: forming a first conductive connection 
on a first insulating layer; forming a conductive post on the 
first conductive connection; forming a second insulating 
layer on the first conductive connection, the first insulating 
layer, and the conductive post; exposing the conductive post 
by removing a portion of the second insulating layer; and 
forming a second conductive connection on the second 
insulating layer such that the second conductive connection 
is electrically connected to the first conductive connection 
via the conductive post. The second insulating layer can be 
formed via dry film lamination. In addition, the conductive 
posts can be exposed by either forming holes in the second 
insulating layer or by roughening the surface of the second 
insulating layer. 
22 Claims, 7 Drawing Sheets 
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METHOD FOR MANUFACTURING A 
MULTILAYER WIRING SUBSTRATE 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
This document claims priority to and the benefit of the 
filing date of co-pending provisional application entitled 
"PLATED-POST, PHOTO-POLYMER TECHNIQUE TO 
CONSTRUCT PLANAR MULTILAYER WIRING SUB-
2 
substrates. In fact, the high costs associated with conven-
tional via filling and stacking prevent their use in many 
applications. 
On the other hand, typical plated through holes are 
5 inexpensive and simple to fabricate but are relatively large 
compared to vias and pass through all of the layers of the 
wiring substrate. Therefore, a significant amount of space 
within the wiring substrate is taken up by plated through 
holes, resulting in a low wiring efficiency. 
10 STRATE WITH FILLED AND STACKED VIAS," assigned 
Ser. No. 60/074,558 and filed on Feb. 12, 1998, and 
co-pending provisional application entitled "PLANAR 
MULTILAYER SUBSTRATE FABRICATION WITH 
FILLED AND STACKED VIAS BY POST PLATING," 
15 
assigned Ser. No. 60/078,453 and filed on Mar. 18, 1998, 
which are both incorporated herein by reference. 
Consequently, conventional techniques for interconnect-
ing layers of a multilayer substrate are expensive or ineffi-
cient. Thus, a heretofore unaddressed need exists in the 
industry for providing an inexpensive and efficient method 
of manufacturing a multilayer wiring substrate. 
SUMMARY OF THE INVENTION 
The present invention overcomes the inadequacies and 
deficiencies of the prior art as discussed herein. The present 
invention can be viewed as providing a method for manu-
facturing a multilayer wiring substrate. Briefly described, 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The present invention generally relates to microfabrica-
tion techniques and, in particular, to a method for forming 
multiple layers of a wiring substrate and for interconnecting 
electrical connections on the multiple layers. 
2. Related Art 
Wiring substrates are typically used to electrically con-
nect various components or devices of an electronic system. 
For example, a computer or other electrical system often 
utilizes various components including, but not limited to, 
many different types of passive elements and integrated 
circuits. These components are usually coupled to a wiring 
substrate that provides electrical connections between the 
components. For example, one type of wiring substrate used 
by many electrical systems is a printed wiring board, some-
times referred to as a "printed circuit board." Printed wiring 
boards typically use an epoxy-glass laminate as a dielectric 
layer and include copper traces that electrically connect the 
components that are coupled to the printed wiring board. 
Most copper traces are narrow lines of copper that extend 
from an electrical contact of one component to an electrical 
contact of another component. The copper traces do not 
necessarily follow a straight line path from one component 
to another component but instead usually bend or curve to 
prevent the copper traces from shorting with each other. 
Other major types of wiring substrates include ceramic 
and thin film substrates that enable a higher wiring density 
(i.e., length of wire per unit area) than conventional printed 
circuit boards. However, the cost of manufacturing the 
ceramic and thin film substrates is much greater than the cost 
of printed wiring boards. Therefore, the use of ceramic 
and/or thin film substrates has been limited. 
To increase the capacity of wiring substrates (i.e., printed 
circuit boards, ceramic substrates, or thin film substrates), 
the number of layers of the wiring substrate is usually 
increased. Therefore, many conventional wiring substrates 
are multilayer structures. Furthermore, to provide vertical 
interlayer connectivity in multilayer wiring substrates, vias 
20 the method can be broadly conceptualized by the following 
steps: forming a first conductive connection on a first 
insulating layer; forming a conductive post on the first 
conductive connection; forming a second insulating layer on 
the first conductive connection, the first insulating layer, and 
25 the conductive post; exposing the conductive post by remov-
ing a portion of the second insulating layer; and forming a 
second conductive connection on the second insulating layer 
such that the second conductive connection is electrically 
coupled to the first conductive connection via the conductive 
30 post. 
In accordance with another feature of the present 
invention, the second insulating layer is formed via dry film 
lamination. 
35 In accordance with another feature of the present invention, the conductive post is exposed via a surface 
roughening process. 
In accordance with another feature of the present 
invention, a hole is formed in the second insulating layer to 
40 expose the conductive post. This hole allows the second 
conductive connection to be electrically coupled to the 
conductive post. 
In accordance with another feature of the present 
invention, a press is applied to the surface of the second 
45 insulating layer in order to planarize the surface of the 
second inuslative layer. 
The present invention has many advantages, a few of 
which are delineated hereafter, as mere examples. 
An advantage of the present invention is that expensive 
50 planarization steps are not required in forming planar mul-
tilayer wiring substrates. 
Another advantage of the present invention is that wiring 
substrates can be easily manufactured. 
Another advantage of the present invention is that manu-
55 facturing costs of wiring substrates can be significantly 
reduced. 
(in multilayer ceramic and multilayer thin film) and plated 
through holes (in multilayer printed wiring board) are 60 
formed. 
Other features and advantages of the present invention 
will become apparent to one skilled in the art upon exami-
nation of the following detailed description, when read in 
conjunction with the accompanying drawings. It is intended 
that all such features and advantages be included herein 
within the scope of the present invention, as is defined by the 
claims. 
A via is a vertical connection that electrically connects a 
conductive connection of one layer to a conductive connec-
tion of another layer. Unfortunately, existing techniques for 
via formation (i.e., filling and stacking) involve expensive 65 
and complex planarization processes, thereby increasing the 
cost and decreasing the yield of manufacturing wiring 
BRIEF DESCRIPTION OF THE DRAWINGS 
The invention can be better understood with reference to 
the following drawings. The elements of the drawings are 
US 6,261,941 Bl 
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not necessarily to scale relative to each other, emphasis 
instead being placed upon clearly illustrating the principles 
of the invention. Furthermore, like reference numerals des-
ignate corresponding parts throughout the several views. 
FIG. 1 is a flow chart illustrating the methodology of the 
present invention. 
FIG. 2A is a cross sectional view of a microfabricated 
device of the present invention after a seeding layer has been 
formed on a base substrate. 
4 
conductive seed layer 25 is formed on a base substrate 27. 
Preferably, the seed layer 25 is comprised of copper, 
although other conductive materials are also possible. Next, 
as shown by FIG. 2B and block 21 of FIG. 1, conductive 
5 connections 32-34 are formed on seed layer 25 via any 
suitable microfabrication technique. As can be seen by 
referring to FIG. 2C, the connections 32-34 may extend 
over various portions of the seed layer 25. It should be noted 
10 
FIG. 2B is a cross sectional view of the microfabricated 
that only three connections 32-34 are shown in FIGS. 2B 
and 2C for simplicity. However, the number of connections 
32-34 and the configuration of connections 32-34 may vary 
device of FIG. 2A after conductive connections have been 
formed. 
FIG. 2C is a top view of the microfabricated device of 
FIG. 2B. 
FIG. 3A is a cross sectional view of the microfabricated 
device of FIG. 2B after a photoresist layer has been formed 
on the device of FIG. 2B. 
FIG. 3B is a cross sectional view of the microfabricated 
without departing from the principles of the present inven-
tion. 
The connections 32-34 are preferably comprised of 
15 copper, although other conductive materials for the connec-
tions 32-34 may be employed. Furthermore, the connections 
32-34 can be formed via any suitable microfabrication 
process known in the art, such as, but not limited to, 
device of FIG. 3A after conductive posts have been formed. 20 
electroless seeding followed by electro pattern plating. In 
addition, connections 32-34 may be formed on the substrate 
27 prior to formation of the seeding layer 25, which (in this FIG. 3C is a top view of the microfabricated device of 
FIG. 3B. 
FIG. 4 is a cross sectional view of the microfabricated 
device of FIG. 3B after the photoresist layer and exposed 
portions of the seeding layer have been removed from the 
device of FIG. 3B. 
FIG. 5 is a cross sectional view of the microfabricated 
scenario) is then formed on both the substrate 27 and the 
connections 32-34. In fact, formation of a seeding layer 25 
is not necessary for implementation of the present invention 
25 and may be omitted entirely from the methodology of the 
present invention. 
device of FIG. 4 after an insulating layer has been formed on 
the device of FIG. 4 in accordance with the first embodiment 30 
The substrate 27 can be comprised of various materials 
and can include various layers of different materials. 
However, it is preferable for the outer surface of the sub-
strate 27 (i.e., the surface of the substrate 27 coupled to seed 
layer 25) to be comprised of an insulative material to prevent 
the connections 32-34 from shorting with each other during 
operation. 
of the present invention. 
FIG. 6A is a cross sectional view of the microfabricated 
device of FIG. 5 after holes have been formed in the 
insulating layer of FIG. 5. 
FIG. 6B is a top view of the microfabricated device of 
FIG. 6A. 
FIG. 7A is a cross sectional view of the microfabricated 
device of FIG. 6A after conductive connections have been 
formed on the device of FIG. 6A. 
35 Once the connections 32-34 are formed, conductive posts 
45 and 47 (FIG. 3B) are formed at block 48 (FIG. 1) on a 
portion of each connection 32 and 33 that is to be electrically 
connected to conductive connections on other layers of the 
device 20, as will be described in further detail hereinafter. 
FIG. 7B is a top view of the microfabricated device of 40 
FIG. 7A. 
As used herein, a conductive post 45 or 47 is conductive 
material of any shape or size that is connected to a portion 
of any of the conductive connections 32-34 such that the 
post 45 or 47 extends higher (in the y-direction) than other 
portions of the connections 32-34, as shown by FIGS. 3B 
FIG. 8 is a cross sectional view of the microfabricated 
device of FIG. 7A after another insulating layer has been 
formed on the device of FIG. 7A and after conductive 
connections formed on the other insulating layer have been 45 
electrically coupled with underlying conductive connec-
and 3C. 
Any suitable microfabrication technique may be 
employed to form the posts 45 and 47. In the preferred 
embodiment electro pattern plating is utilized where a 
photoresist layer 51 is applied to the outer surface of seed 
layer 25 and connections 32-34. The photoresist layer 51 is 
patterned to expose portions of connections 32 and 33, as 
tions. 
FIG. 9 is a cross sectional view of the microfabricated 
device of FIG. 4 after an insulating layer has been formed on 50 
the device of FIG. 4 in accordance with a second embodi-
ment of the present invention. 
FIG. 10 is a cross sectional view of the microfabricated 
device of FIG. 9 after conductive posts have been exposed 
by a roughening process. 
FIG. 11 is a cross sectional view of the microfabricated 
device of FIG. 10 after conductive connections have been 
formed on the insulating layer of FIG. 10. 
DETAILED DESCRIPTION OF IBE 
INVENTION 
In general, the present invention provides an inexpensive 
and efficient method for manufacturing microfabricated 
multilayer wiring devices. FIG. 1 depicts a flow chart 
illustrating the steps performed in manufacturing a wiring 
device in accordance with the preferred embodiment of the 
present invention. As illustrated by block 21 and FIG. 2A, a 
shown by FIG. 3A. Then, conductive material is plated over 
the exposed portions of connections 32 and 33 to form posts 
45 and 47, as shown by FIGS. 3B and 3C. It should be noted 
55 that other shapes and sizes of the posts 45 and 47 are 
possible. Once posts 45 and 47 are formed, the photoresist 
layer 51 is removed via any suitable microfabrication tech-
nique known in the art. Furthermore, in embodiments 
including a seed layer 25, the seed layer 25 is preferably 
60 removed along with the removal of the photoresist layer 51, 
as depicted by FIG. 4. 
Next, an insulating layer 54 is formed on the substrate 27, 
connections 32-34, and posts 45 and 47, as shown by FIG. 
5 and block 55 of FIG. 1. Although other materials may be 
65 used for the insulating layer 54, the insulating layer 54 is 
comprised of a dielectric polymer in the preferred embodi-
ment. Although other microfabrication techniques, such as, 
US 6,261,941 Bl 
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but not limited to, liquid coating, may be employed to form 
the insulating layer 54, the insulating layer 54 is formed by 
dry film lamination in the preferred embodiment. Dry film 
lamination is preferable because good surface planarization 
of the insulating layer 54 can be achieved without perform- 5 
ing additional planarization steps or processes. 
When other processes, such as liquid coating for example, 
are used to form insulating layer 54, a press step is prefer-
ably performed to planarize the surface of the insulating 
layer 54. In this regard, a press is used to apply pressure to 10 
the surface of the insulating layer 54. The pressure applied 
to the surface of the insulating layer 54 planarizes the 
insulating layer 54. The surface of the press should be 
chosen such that easy separation of the press from the 
surface of the insulating layer 54 occurs. In the preferred 15 
embodiment, the surface of the press is comprised of a 
smooth layer or sheet of polytetrafioruoethylene (or other 
low surface tension materials), which is readily separable 
from the polymer material of the insulating layer 54. 
6 
connections 32-34. In this regard, the connections 67 and 68 
may extend over various portions of the layer 54, as shown 
by FIG. 7B. It should be noted that only two connections 67 
and 68 are shown in FIGS. 7B and 7C for simplicity. 
However, the number of connections 67 and 68 and the 
configuration of connections 67 and 68 may vary without 
departing from the principles of the present invention. 
Multiple insulating layers 54 and 74 may be formed 
according to the aforementioned techniques to further 
increase the wiring capacity of the device 20, as shown by 
FIG. 8. The posts 45 and 47 may be respectively stacked or 
staggered with posts 76 and 77. In this regard, "stacked" and 
"staggered" are terms well known in the art. "Stacked" 
refers to two interconnected posts respectively located in 
two consecutive layers 54 and 74 where a portion of one post 
directly underlies a portion of the other post. "Staggered" 
refers to two interconnected posts respectively located in 
two consecutive layers 54 and 74 where no portion of one 
post directly underlies a portion of the other post. As an 
Next, holes 57 and 59 are formed in the insulating layer 
54 to expose the posts 45 and 47, as depicted by FIGS. 6A 
and 6B and by block 61 of FIG. 1. The holes 57 and 59 may 
20 example, posts 45 and 76 are stacked, and posts 47 and 77 
are staggered. 
be formed via any suitable microfabrication process such as, 
but not limited to, photosensitive polymer, laser ablation, 
and plasma etching. To maintain surface planarity of the 
insulating layer 54, the thickness (i.e., length in the 
y-direction) of the holes 57 and 59 (FIG. 6A) is preferably 
small enough to maintain surface planarity without perform-
ing additional planarization steps. 
It should be noted that the widths (i.e., length in the 
x-direction) of the connections 32-34, connections 67 and 
68, and/or posts 45 and 47 may be varied without departing 
25 from the principles of the present invention. In addition, 
except as otherwise discussed herein, the thicknesses of each 
or any of the components of the device 20 may be varied, 
although it is desirable for the thickness of the insulating 
layer 54 to be large enough to insulate connections 32-34 
30 from connections 67 and 68. In this regard, the formation of the holes 57 and 59 should 
not significantly affect the surface planarity of the insulating 
layer 54 as long as the thickness of the holes 57 and 59 (i.e., 
the thickness of the portions of layer 54 that are removed to 
form the holes 57 and 59) is less than approximately 35 
one-third of the total thickness of the insulating layer 54 
(i.e., the length of the layer 54 in the y-direction from the 
substrate 27 to the outer surface of layer 54 in FIG. 5). 
However, for best results, it is desirable that the thickness of 
the holes 57 and 59 to be less than approximately one-fourth 40 
of the total thickness of the insulating layer 54. In general, 
the planarity of the layer 54 is better maintained if the 
thickness of the holes 57 and 59 is smaller. Therefore, it is 
desirable to minimize the thickness of the holes 57 and 59 
In a second embodiment of the present invention, the 
necessity of forming holes 57 and 59 is entirely eliminated. 
In this regard, the thicknesses of the insulating layer 54 and 
posts 45 and 47 are selected such that only a small amount 
of insulating material covers the posts 45 and 47, as shown 
by FIG. 9. The thickness of the insulating material covering 
the posts 45 and 47 (i.e., the distance from the surface of the 
posts 45 and 47 to the surface of the insulating layer 54 in 
the y-direction) should be small enough such that conven-
tional surface roughening processes expose the posts 45 and 
47, as depicted by FIG. 10. 
Conventional surface roughening processes are processes 
that reduce the smoothness of a polymer surface and alter the 
surface's chemistry, usually for the purpose of promoting the 
adhesive properties of the surface. Examples of some con-
as much as possible by minimizing the thickness of the 45 
portions of layer 54 that are removed in forming the holes 57 
and 59. ventional surface roughening processes include, but are not 
limited to, wet chemical swelling/etching, dry plasma reac-
tive ion etching (RIE), and laser ablation. Conventional 
Consequently, in the preferred embodiment where dry 
film lamination is used to form insulating layer 54, the 
thickness of the layer 54 is selected such that the distance 
from the surface of the insulating layer 54 to the posts 45 and 
47 is at least less than approximately one-third of the total 
thickness of the insulating layer 54. In other embodiments 
where, for example, liquid coating is used to form insulating 
layer 54, the amount of insulating material applied to the 
device of FIG. 5 should be selected such that the distance 
from the surface of the insulating layer 54 to the posts 45 and 
47 is at least less than approximately one-third of the total 
thickness of the insulating layer 54, after the insulating 
material has been pressed. 
After the formation of holes 57 and 59, conductive 
connections 67 and 68 are formed on insulating layer 54 via 
any suitable microfabrication process, as shown by FIG. 7A. 
During or before the formation of connections 67 and 68, the 
holes 57 and 59 are filled with conductive material so that 
connections 67 and 68 are electrically coupled to posts 45 
and 47, respectively. Connections 67 and 68 are similar to 
50 surface roughening processes typically remove a thin layer 
of the surface being roughened. The thickness of the insu-
lating layer 54 covering the posts 45 and 47 (i.e., the distance 
between the surface of the insulating layer 54 and the 
surfaces of the posts 45 and 47 in they-direction) in FIG. 9 
55 should correspond to the thin layer removed by the surface 
roughening process. Typically, about 1 micron of the surface 
being roughened is removed by conventional roughening 
processes. Therefore, it is preferable that the thickness of the 
insulating layer 54 covering the posts 45 and 47 in FIG. 9 be 
60 less than approximately 1 micron. 
By keeping the thickness of the insulating layer 54 
covering the posts 45 and 47 in FIG. 9 equal to or less than 
the thickness of the material removed by the surface rough-
ening process, the posts 45 and 47 in FIG. 9 are exposed 
65 without the formation of holes 57 and 59 (FIG. 6A). After 
exposing the posts 45 and 47, the connections 67 and 68 are 
formed on and electrically connected to the posts 45 and 47, 
US 6,261,941 Bl 
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5. The method of claim 3, further comprising the step of 
planarizing said second insulating layer prior to said rough-
ening step. 
as shown by FIG. 11. Therefore, other than the differences 
described hereinabove between the first embodiment and the 
second embodiment in exposing the posts 45 and 47, the 
methodology of the second embodiment is the same as that 
of the preferred embodiment. 
6. The method of claim 3, further comprising the step of 
5 performing said forming a second insulating layer step via 
dry film lamination. In concluding the detailed description, it should be noted 
that it will be obvious to those skilled in the art that many 
variations and modifications may be made to the preferred 
embodiment without substantially departing from the prin-
ciples of the present invention. All such variations and 10 
modifications are intended to be included herein within the 
scope of the present invention, as set forth in the following 
claims. 
Now, therefore, the following is claimed: 
1. A method for manufacturing a microfabricated device, 15 
comprising the steps of: 
forming a first conductive connection on a first insulating 
layer; 
forming a conductive post on said first conductive con-
20 
nection; 
forming a second insulating layer via dry film lamination 
on said first conductive connection, said first insulating 
layer, and said conductive post; 
exposing said conductive post by removing a portion of 25 
said second insulating layer; and 
forming a second conductive connection on said second 
insulating layer such that said second conductive con-
nection is electrically coupled to said first conductive 
connection via said conductive post, 
wherein said forming a conductive post step includes the 
steps of: 
30 
forming a sacrificial mask layer on said microfabricated 
device, said sacrificial mask layer having a hole 
exposing a portion of said first conductive connec- 35 
tion; 
applying conductive material to said exposed portion of 
said first conductive connection subsequent to said 
forming a sacrificial mask layer step; and 
removing said sacrificial mask layer subsequent to said 40 
applying step. 
2. The method of claim 1, wherein said forming a con-
ductive post step is performed without performing a polish-
ing step. 
3. A method for manufacturing a microfabricated device, 45 
comprising the steps of: 
forming a first conductive connection on a first insulating 
layer; 
forming a conductive post on said first conductive con-
nection; 
forming a second insulating layer on said first conductive 
connection, said first insulating layer, and said conduc-
tive post; 
50 
exposing said conductive post by removing a portion of 55 
said second insulating layer; and 
7. A method for manufacturing a microfabricated device, 
comprising the steps of: 
forming a first conductive connection on a first insulating 
layer; 
forming a conductive post on said first conductive con-
nection; 
forming a second insulating layer on said first conductive 
connection, said first insulating layer, and said conduc-
tive post; 
exposing said conductive post by removing a portion of 
said second insulating layer, said exposing step includ-
ing the step of forming a hole in a surface of said 
second insulating layer; 
forming a second conductive connection on said second 
insulating layer such that said second conductive con-
nection is electrically coupled to said first conductive 
connection via said conductive post; and 
inserting conductive material into said hole. 
8. The method of claim 7, wherein said forming a second 
insulating layer step is performed such that a distance 
between said surface of said second insulating layer and said 
conductive post is less than approximately one-third of said 
thickness. 
9. The method of claim 7, wherein said forming a second 
insulating layer step is performed such that a distance 
between said surface of said second insulating layer and said 
conductive post is less than approximately one-fourth of said 
thickness. 
10. The method of claim 7, further comprising the step of 
performing said forming a second insulating layer step via 
dry film lamination. 
11. A method for manufacturing a microfabricated device, 
comprising the steps of: 
forming a first conductive connection on a first insulating 
layer; 
forming a conductive post on said first conductive con-
nection; 
forming a second insulating layer on said first conductive 
connection, said first insulating layer, and said conduc-
tive post; 
applying a press to a surface of said second insulating 
layer; 
removing said press from said surface; 
exposing said conductive post by removing a portion of 
said second insulating layer; and 
forming a second conductive connection on said second 
insulating layer such that said second conductive con-
nection is electrically coupled to said first conductive 
connection via said conductive post. 
12. The method of claim 11, wherein a surface of said 
press is comprised of polytetrafioruoethylene (PTFE). 
13. The method of claim 11, wherein said exposing step 
forming a second conductive connection on said second 
insulating layer such that said second conductive con-
nection is electrically coupled to said first conductive 
connection via said conductive post, 
wherein said exposing step includes the step of roughen-
ing a surface of said second insulating layer. 
60 includes the step of forming a hole in said surface of said 
second insulating layer and wherein said method further 
includes the step of inserting conductive material into said 
hole. 4. The method of claim 3, wherein said forming a second 
insulating layer step is performed such that said surface of 
said second insulating layer is less than approximately one 65 
micron from said conductive post before said roughening 
step. 
14. The method of claim 13, wherein said second insu-
lating layer is formed via dry film lamination. 
15. The method of claim 13, wherein said forming a 
second insulating layer step is performed such that a dis-
US 6,261,941 Bl 
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tance between said surface of said second insulating layer 
and said conductive post is less than approximately one-
third of a distance between said first insulating layer and said 
second insulating layer subsequent to said applying step. 
16. The method of claim 13, wherein said forming a s 
second insulating layer step is performed such that a dis-
tance between said surface of said second insulating layer 
and said conductive post is less than approximately one-
fourth of a distance between said first insulating layer and 
said second insulating layer subsequent to said applying 10 
step. 
17. The method of claim 11, wherein said exposing step 
includes the step of roughening a surface of said second 
insulating layer. 
18. The method of claim 17, wherein said applying step 15 
planarizes said surface of said second insulating layer such 
that said surface of said second insulating is less than 
approximately one micron from said conductive post before 
said roughening step. 
19. A method for manufacturing a micro fabricated device, 20 
comprising the steps of: 
forming a first conductive connection on a first insulating 
layer; 
forming a conductive post on said first conductive con-
nection; 
10 
forming a second insulating layer on said first conductive 
connection, said first insulating layer, and said conduc-
tive post; 
exposing said conductive post by roughening a surface of 
said second insulating layer; and 
forming a second conductive connection on said second 
insulating layer such that said second conductive con-
nection is electrically coupled to said first conductive 
connection via said conductive post. 
20. The method of claim 19, wherein said forming a 
second insulating layer step is performed such that a surface 
of said second insulating layer is less than approximately 
one micron from said conductive post before said roughen-
ing step. 
21. The method of claim 19, further including the step of 
planarizing a surface of said second insulating layer by 
applying pressure to said surface. 
22. The method of claim 21, wherein said forming a 
second insulating layer step is performed such that said 
surface of said second insulating layer is less than approxi-
mately one micron from said conductive post subsequent to 
said planarizing step. 
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